Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
一级电影院
|
羞羞视频免费入口网站
|
亚洲国产成人久久精品图片
|
国产资源免费
|
伊人不卡
|
国产视频久久久久
|
国产乱码精品一区二区
|
成人午夜性视频欧美成人
|
亚洲精品高清在线观看
|
日本男人天堂网
|
一级a性色生活片久久毛片
午夜视频在线观看按摩女
伊人网影院
|
男人的天堂好色鬼
|
亚洲深夜视频
|
深爱激动网婷婷狠狠五月
|
久久精品久
|
激情伊人
|
欧美色婷婷
|
国产手机在线
|
在线看片成人
|
日本一区二区在线看
|
久久久一本精品99久久精品66
|
蜜桃成人精品
|
亚洲一级影片
|
国产成人精品一区二区三区…
|
精品福利在线
|
五月天婷婷缴情五月免费观看
|
亚洲国产欧美日韩精品一区二区三区
|
欧美亚洲国产精品久久高清
|
欧美资源站
|
宅男视频在线观看免费高清完整
|
一级欧美
|
伊人久久国产精品
|
亚洲第一页国产
|
亚洲男人天堂2019
|
羞羞视频在线播放
|
六月丁香深爱六月综合激情
|
亚洲成人免费
|
蜜桃网欧美日韩一区二区三区
|
一级毛片高清免费播放
|
国产精品久久久久久一级毛片
|
在线激情网址
|
shuhaipeixun
1299983702
總部李老師